X hits on this document





75 / 174

Microsoft Windows Logo Program System and Device Requirements  —  75

Systems must be capable of delivering 375 mA at 3.3V to all PCI slots on a power-managed bus segment whenever the PCI bus is in any “bus powered” state: B0, B1, or B2.

B2. PCI add-on cards that use 3.3 Vaux operate correctly, using a method such as the one described in Section 7.4.4 of PCI-PM 1.1.

PCI add-on cards that use 3.3Vaux must operate correctly. This applies when the system supports 3.3Vaux to the PCI connectors.

B2. Bus power states are correctly implemented.

The PCI bus and all add-on capable devices on the PCI bus must comply with PCI Bus Power Management Interface Specification, Revision 1.1 or later. This includes correct implementation of the PCI configuration space registers used by power management operations, and the appropriate device state (Dx) definitions for the PCI bus and all add-on-capable devices on the PCI bus. ACPI is not an acceptable alternative.

B2. See B7.1.4.4
B2.5.4.2 DELETED
B2.5.4.3 DELETED
B2.5.4.4 DELETED  
B2.5.4.5 DELETED

B2.5.5 PCI Controllers/Devices - FAQs

B2.5.5.1 Current PCI-related FAQs

See http://www.microsoft.com/winlogo/hardware/

B2.5.5.2 DELETED

Related requirement deleted.

B2.5.5.3 Updated at B2.
B2.5.5.4 Updated at B2.
B2.5.5.5 Updated at B2.5.4
B2.5.5.6 3.3 Updated at B2.5.4

B2.5.R PCI Controllers/Devices - Future Requirements

Announcement of additional future requirements will be published at http://www.microsoft.com/winlogo/hardware/.

B2.5.R.1 PCI Subsystem IDs and PCI-to-PCI bridge devices

See "PCI Subsystem IDs and PCI-to-PCI Bridge Devices" at http://www.microsoft.com/hwdev/bus/pci/pcibridge.asp.

© 1999-2002 Microsoft Corporation. All rights reserved.

Document info
Document views595
Page views595
Page last viewedThu Jan 19 00:46:52 UTC 2017