X hits on this document

144 views

0 shares

0 downloads

0 comments

27 / 42

FORMATTING OUTPUT VECTORS

SIMULATOR FORMATS SUPPORTED:

INVOCATION:

A large number of canned output formatters are available with vtran.  In addition, vtran supports a User-Defined format option which allows the user to specify the exact format of the output vectors.  An output format is specified with:

SIMUATOR format [params];

The canned output simulator formats available are summarized in the table below:

ABELCADATCUPLDAZIXEPICQSIM

HILOLSIMIKOSLASARLSIFSIM

MAXPLUSMENTORMINCORCADSILOSWIF (VSS)

SPICESTIL (IEEE1450)SUSIETDL_91TSTL2

TDS (TSSI)USL/IVALIDVERILOG_TBVHDL_TB

VIEWSIMVTIWAVES (IEEE)WGLZYCAD

Some of these formats have option suffixes or parameters which can be specified with the base format – see the current Vtran User’s Guide for details.  In addition to these formats the UDF (User-Defined Format) format can be specified for customized output formats.  The syntax for this is:

SIMULATOR UDF “format_string” [,param_list] ;

An example UDF would be:

SIMULATOR UDF "@ %10at $states;" ,

line_length=72,

Line_suffix = "+",

newline_preface = "      ";

Document info
Document views144
Page views151
Page last viewedFri Dec 09 15:44:56 UTC 2016
Pages42
Paragraphs1154
Words5926

Comments